




SG EE	Erase	Program	Read
SG Wordline (WL)	-17V (-12V)	Vt	Vref
Bitline (BL)	Vss (5V)	12V	Vdd
Source line (SR)	Vss	Vss	Vss


Fig 18


FIG. ZA


















FIG 5A

NVM fuse	Erase	Program	Read
selected Wordline	-5V	Vt	Vref
BL (+ iso- well)	5V	5V	Vdd
Source	Vss	Vss	Vss

FIG 5B



NVM fuse	Erase	Program	Read
Select (WL)	-5V	Vt	Vref
Latch BL (Prog FET)	5V	5V (on)	Vdd (off)
Source	Vss	Vss	Vss

FIG. 68

